Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low DG Improved, Dual, High-Speed Analog Switches. Data Sheet. Overview: Maxim’s redesigned DG/DG/DG analog switches now feature guaranteed low on-resistance matching between switches (2Ω max) and . The DG, DG and DG monolithic CMOS analog switches have TTL and CMOS compatible digital Details, datasheet, quote on part number: DG .

Author: Zusar Kajicage
Country: Ecuador
Language: English (Spanish)
Genre: Politics
Published (Last): 26 June 2006
Pages: 56
PDF File Size: 10.42 Mb
ePub File Size: 12.91 Mb
ISBN: 786-5-60443-980-1
Downloads: 98365
Price: Free* [*Free Regsitration Required]
Uploader: Kezil

The analog switches are bilateral, equally matched for AC or bidirectional signals. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. Limit forward diode current to maximum current ratings.

dg Stock and Price by Distributor

CL includes fixture and stray capacitance. For load conditions, see Specifications. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this speci? These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.


DG403 Datasheet

Logic input waveform is inverted for switches that have the opposite logic sense. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders.

This allows C1 to charge up to the analog input voltage. Low Power Consumption PD. Refer to Figure 1 for test conditions. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. For information regarding Intersil Corporation and its products, see web site http: Another one selects eIN or discharges the capacitor in preparation for the next integration cycle.

DG Datasheet(PDF) – Intersil Corporation

Low charge injection simpli? The 44V maximum voltage range permits controlling 30VP-P signals. Single or Split Supply Operation Applications? However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use.


Sample and Hold Circuits?

Information furnished by Intersil is believed to be accurate and reliable. An epitaxial layer prevents the latch-up associated with older CMOS technologies. The pinout is similar, permitting a standard layout to be used, choosing the switch function as needed.

Intersil semiconductor products are sold by description only.

DG403 Datasheet PDF

The system will therefore store the most positive analog input experienced. Peak Detector A3 acting as a comparator provides the logic drive for operating SW1. One control signal selects the timing capacitor C1 or C2.

The output of A2 is fed back to A3 and compared to the analog input eIN.